UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/092,185	03/06/2002	Raymond J. Beffa	3037.10US (95-1074.10) 1655		
24247 TRASK BRITT	7590 04/18/2007		EXAMINER		
P.O. BOX 2550 SALT LAKE CITY, UT 84110			RODRIGUEZ, JOSEPH C		
			ART UNIT	PAPER NUMBER	
		3653			
			<u> </u>		
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
2 MONTHS		04/18/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application	Application No. Applicant(s)				
Office Action Summary		10/092,185		BEFFA, RAYMOND J.			
		Examiner		Art Unit			
		Joseph C. R		3653			
Period fo	The MAILING DATE of this communication ap r Reply	opears on the c	over sheet with the c	orrespondence ad	idress		
WHIC - Exten after: - If NO - Failur Any r	DRTENED STATUTORY PERIOD FOR REPLEATION OF THE MAILING ENGINEER IS LONGER, FROM THE MAILING ENGINEER OF THE MAY BE AVAILABLE OF THE MAILING ENGINEER O	DATE OF THIS .136(a). In no event, d will apply and will e te, cause the applica	COMMUNICATION however, may a reply be tim xpire SIX (6) MONTHS from tion to become ABANDONEI	I. lely filed the mailing date of this c (35 U.S.C. § 133).			
Status							
1) 🖂	Responsive to communication(s) filed on 26 I	March 2007.					
	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.						
<i>'</i> —	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
٠,٣	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
4) 🖂	Claim(s) 1-3 is/are pending in the application.	ı <b>.</b>					
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	Claim(s) is/are allowed.						
6)⊠	6) Claim(s) <u>1-3</u> is/are rejected.						
	Claim(s) is/are objected to.						
8) 🗌	Claim(s) are subject to restriction and/	or election req	uirement.				
Applicati	on Papers		·				
9) The specification is objected to by the Examiner.							
•	The drawing(s) filed on <u>3/6/02</u> is/are: a) ac		objected to by the E	Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:							
	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
	3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.							
Attachment(s)							
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)  Pager No(s) Mail Date							
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date  Notice of Informal Patent Application							
Paper No(s)/Mail Date 6)  Other:							

Application/Control Number: 10/092,185

Art Unit: 3653

## **DETAILED ACTION**

In view of Applicant's corrected continuity data, Examiner has reformulated the prior art rejections as set forth below-

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yabe (US 5,726,074) in view of Okajima (US 5,550,838).

Yabe (Fig. 5a-7b) teaches a testing method for an integrated circuit comprising storing an enhanced reliability testing flag (Fig. 7a, "Electrical Characteristics Data 3") associated with a "unique identification code" (Fig. 7a where combination of wafer ID with positional coordinates create a unique code for each chip) of each integrated circuit device of the plurality of integrated circuit devices for indicating whether each integrated circuit device requires enhanced reliability testing (col. 7, In. 13-col. 8, In. 10; col. 9, In. 20-col. 10, In. 14 teaches storing test results of specific chip that determines future quality testing of chip);

automatically reading the unique identification code of each integrated circuit device of the plurality of integrated circuit devices wherein each integrated circuit device

Application/Control Number: 10/092,185

Art Unit: 3653

of the plurality of integrated circuit devices forms a portion of a wafer (Fig. 6a, ID unit 3b; col. 8, ln. 1-11; col. 9, ln. 60-col. 10, ln. 4),

accessing the enhanced reliability testing flag stored for the unique identification code of each integrated circuit device of the plurality of integrated circuit devices (ld. wherein reading of "data 3" can be regarded as accessing flag);

sorting the plurality of integrated circuit devices in accordance with whether their enhanced reliability testing flag indicates they are in need of the enhanced reliability testing (Fig. 6b; col. 8, In. 20-col. 9, In. 18); and

performing the enhanced reliability testing for-the- each integrated circuit device of the plurality of integrated circuit devices requiring the enhanced reliability testing (Id., Fig. 6b, tester 4c).

Here, the stored information can be regarded as an "enhanced" or "further" reliability testing flag as Yabe teaches that defective chips no longer undergo testing while non-defective chips may undergo *further* sorting and testing based on narrower parameters than the original chip tester (col. 8, ln. 37-col. 9, ln. 5). That is, the use of test parameters that have been modified based on previous test results or that have been modified based on be regarded as a form of "enhanced" reliability testing as the original test parameters have been "enhanced". Yabe as set forth above thus teaches all that is claimed except for expressly teaching said flag stored in the integrated circuit device. Okajima, however, teaches the storage of testing data in the chip itself (col. 4, ln. 31 et seq. teaching storage of test data on IC to ensure proper *further* testing and processing). Moreover, Okajima expressly teaches

that this type of test data storage simplifies the manufacturing process as it prevents erroneous testing by keeping the test data stored within the IC itself (col. 1, ln. 65 et seq.). Therefore, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to modify the invention of Yabe as taught above.

## Conclusion

Any references not explicitly discussed above but made of record are considered relevant to the prosecution of the instant application.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Joseph C Rodriguez** whose telephone number is **571-272-6942** (M-F, 9 am – 6 pm, EST). The Supervisory Examiner is Patrick Mackey, **571-272-6916**.

The **Official** fax phone number for the organization where this application or proceeding is assigned is **571-273-8300**.

The examiner's UNOFFICIAL Personal fax number is 571-273-6942.

Further, information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system.

Status information for published applications may be obtained from either Private PMR or Public PAIR. Status information for unpublished applications is available through Private PMR only.

For more information about the PAIR system, see

http://pair-direct.uspto.gov

Should you have questions on access to the Private PMR system, contact the Electronic Business Center (EBC) at **866-217-9197** (Toll Free).

Signed by Examiner Joseph Rodriguez

Jcr

\*\*\*

April 13, 2007